## Octagonal cell topology for high-frequency SiC transistors

Researchers have reduced the gate capacitance and storage to produce improved figures of merit that reflect the trade-off with on-resistance.

ijeong Han and BJ Baliga of North Carolina State University in the USA have developed 4Hpolytype silicon carbide (4H-SiC) octagonal cell power metal-oxide-semiconductor field-effect transistors (MOSFETs) with reduced gate capacitance and charge, giving improved high-frequency figures of merit (HF-FOMs) over conventional linear-layout devices [IEEE Electron Device Letters, published online 21 December 2018].

The work represents the first "experimental demonstration of improved HF-FOMs for 4H-SiC power MOSFETs by using an octagonal-cell topology," according to Han and Baliga. The devices were aimed at 1.2kV-rating applications.

The accumulation-mode channel (Accu) 'OCTFET' (Figure 1) used straight-edged structures, which can be defined more precisely in manufacturing than curves. However, simulations used to design the device used a circular approximation of the octagonal form to simplify the calculations.

The design sought to reduce capacitance and charge on the gate to enable faster switching speeds and lower power consumption. There was some trade-off in increased specific on-resistance for the reduced capacitance/charge.

Accu OCFET device designs were sent to commercial foundry X-FAB in Texas, USA, for fabrication on 6-inchdiameter 4H-SiC silicon-face (0001) wafers. The junction FET region width ( $W_{JFET}$ ) varied between 0.9µm and 1.5µm (O\_J0.9-1.5). The channel-gate distance (a) was also 1.1µm. The half-lengths of the bars connecting the four component JFETs (b) was 1.1µm. A 'compact' version with smaller 0.55µm 'b' value and  $W_{JFET}$  of 1.1µm was also produced (O J1.1 C).

The n- and p-type regions were created using ion implantation of nitrogen and aluminium, respectively. The resultant doping was activated using 1650°C annealing with a carbon cap. Dry oxidation at 1175°C was used for the 50nm gate insulator. The insulator interface was also annealed in nitric oxide gas. The gate electrode was 500nm n-type polysilicon. Annealed nickel silicide was used for the ohmic source-drain contacts. The source and gate pads were aluminium. A solderable metal stack was applied to the back-side drain contact.



Figure 1. (a) OCTFET cell layout topology. (b) MOSFET cell cross section at A-A'.

semiconductor TODAY Compounds & Advanced Silicon • Vol. 14 • Issue 1 • February/March 2019

Table 1. Summary of experimental results for OCTFETs and conventional linear MOSFET.						
	linear_J0.7	O_J0.9	0_J1.1	0_J1.3	0_J1.5	0_J1.1_C
BV	1628V	1639V	1605V	1630V	1607V	1605V
$V_{th}$	1.96V	2.04V	2.02V	2.06V	2.12V	2.12V
R <sub>on,sp</sub>	$5.61 \mathrm{m}\Omega$ -cm <sup>2</sup>	$25.52 \mathrm{m}\Omega\mathrm{-cm}^2$	$12.82 \mathrm{m}\Omega$ -cm <sup>2</sup>	9.72m $\Omega$ -cm <sup>2</sup>	$8.38 \mathrm{m}\Omega\mathrm{-cm}^2$	$8.47$ m $\Omega$ -cm <sup>2</sup>
C <sub>gd,sp</sub>	106pF/cm <sup>2</sup>	21pF/cm <sup>2</sup>	28pF/cm <sup>2</sup>	53pF/cm <sup>2</sup>	72pF/cm <sup>2</sup>	34pF/cm <sup>2</sup>
Q <sub>qd,sp</sub>	311nC/cm <sup>2</sup>	67nC/cm <sup>2</sup>	113nC/cm <sup>2</sup>	160nC/cm <sup>2</sup>	233nC/cm <sup>2</sup>	144nC/cm <sup>2</sup>
RxC	595m $\Omega$ -pF	536m $\Omega$ -pF	359m $\Omega$ -рF	515m $\Omega$ -pF	603m $\Omega$ -pF	288mΩ-pF
RxQ	$1745 m\Omega$ -nC	$1710 \text{m}\Omega\text{-nC}$	1449m $\Omega$ -nC	$1555m\Omega$ -nC	1953m $\Omega$ -nC	$1220m\Omega$ -nC

Devices with wider JFET regions had lower specific on-resistance ( $R_{on,sp}$ ) at gate potential of 20V and drain current 10A (Table 1). The values include the substrate resistance ( $\sim 0.7 m \Omega \text{-} \mathrm{cm}^2$ ). The compact device also performed well on this metric. A linear-layout comparison device with  $W_{\text{JFET}}$  of  $0.7 \mu m$  had even lower specific on-resistance, due to a greater channel density. The results obtained were in line with the researchers' simulations.

The gate–drain capacitance ( $C_{gd,sp}$ ) and charge storage ( $Q_{gd,sp}$ ) were measured at drain biases of 1000V and 800V, respectively. In this case, the smaller- $W_{JFET}$  devices with reduced junction area performed best, while the linear comparison was even worse than the larger OCFETs.

The breakdown voltages (BVs) of all the devices were greater than 1600V, far exceeding the 1.2kV target rating. Threshold voltage ( $V_{th}$ ) with 0.1V drain bias for 1mA drain current were around 2V.

The HF-FOMs were based on the products of the specific on-resistance and capacitance/charge (RxC/RxQ), showing the lowest values for the compact device. The linear layout had 2.1x and 1.4x worse capacitance and charge HF-FOMs, respectively. Among the standard devices, the 1.1 $\mu$ m OCFET was optimal, also beating the linear layout.

## https://doi.org/10.1109/LED.2018.2889221 Author:

Mike Cooke

## REGISTER for Semiconductor Today free at www.semiconductor-today.com