

# Flexible indium phosphide DHBT frequency boost

A wafer-scale process has resulted in record performance for flexible electronics.

**S**outheast University and Nanjing Electronic Devices Institute in China have claimed the first demonstration of wafer-scale fabrication of high-frequency indium phosphide (InP) double heterostructure bipolar transistors (DHBTs) transferred to a flexible substrate [LiShu Wu et al, *Semicond. Sci. Technol.*, vol36, p03LT02, 2021].

The team reports: "The cut-off frequency  $f_T = 337\text{GHz}$  and maximum oscillation frequency  $f_{MAX} = 485\text{GHz}$  are obtained, which represents the highest result ever reported in the field of flexible electronics to date."

Flexible electronics is deployed in areas such as displays, solar cells, wearable electronics and bio-medical devices. Existing flexible electronics suffers from limited frequency performance, below the speed and bandwidth needed to access wireless communications/Internet of Things (IoT) technology. InP-based technology allows access to higher frequencies through much higher electron mobility.

Although new technologies such as graphene have enabled  $f_T$  values of  $198\text{GHz}$  ( $28.2\text{GHz } f_{MAX}$ ), the best flexible electronics performance previously was also achieved with InP, using high-electron-mobility transistor structures, achieving  $160\text{GHz } f_T$  and  $290\text{GHz } f_{MAX}$ .

The researchers contrast their wafer-scale achievement with previous reports, none of which "have yet been demonstrated to achieve high-performance flexible electronics at multi-gigahertz range on wafer scale, which will also limit the abroad application of RF flexible electronics."

The DHBT material was grown on 3-inch InP substrate using molecular beam epitaxy (MBE) — see Figure 1. The material was fabricated into single-finger DHBTs, using a  $0.5\mu\text{m}$  process. Wet etching was used to define three stacked mesas for the DHBT,

Emitter contact	InGaAs	200nm	Si
Emitter	InP	200nm	Si
Base	InGaAs	35nm	C
Set-back	InGaAs	30nm	Si
$\delta$ -doping	InP	50nm	Si
Collector	InP	150nm	Si
Collector contact	InGaAs	50nm	Si
Sub-collector	InP	200nm	Si
Etch-stop	InGaAs	100nm	Undoped
Substrate	InP		Semi-insulating

Figure 1. Layer structure of the InGaAs/InP DHBT.




Figure 2. Comparison of  $f_T/f_{MAX}$  with previously reported semiconductor transistors on flexible substrate.

