16 June 2020
Leti demos seven-level stacked gate-all-around nanosheet transistor architecture for HPC
Micro/nanotechnology R&D center CEA-Leti of Grenoble, France has demonstrated fabrication of a new gate-all-around (GAA) nanosheet device as an alternative to FinFET technology targeting high-performance (HPC) applications such as smartphones, laptops and mobile systems with data collection and processing involving low-power and high-speed operation.
Researchers fabricated GAA nanosheet transistors with seven levels of stacked silicon channels (more than twice as many as the existing state-of-the-art) with widths ranging from 15nm to 85nm. The results were summarized in the paper ‘7-Levels-Stacked Nanosheet GAA Transistors for High Performance Computing’, presented virtually during the 2020 Symposia on VLSI Technology & Circuits (14-19 June).
Sylvain Barraud, one of the authors, said that the seven levels of stacked nanosheet GAA transistors fabricated using a replacement metal gate process, inner spacer and self-aligned contacts show excellent gate controllability with extremely high current drivability (3mA/μm at VDD=1V) and a 3x improvement in drain current over the usual two-level stacked nanosheet GAA transistors.
“By increasing the number of stacked channels, we increase the effective width of the device for a given layout footprint,” Barraud says. “Increasing the effective width induces higher drive current. This is why the DC performance of our devices is better than leading-edge devices.”
Barraud said that Leti’s demonstration was based on a ‘replacement metal-gate’ process developed for FinFETs. “We added specific modules for GAA structures on this FinFET route and we showed that, for the same surface occupation, we can propose an alternative to FinFET technology due to a gate-all-around configuration,” he addds. “In fact, GAA structures offer many advantages over FinFET, such as better gate control and higher DC performance, thanks to higher effective channel width. In addition, the wide range of variable nanosheet widths allows more design flexibility, which is not possible for FinFET because of its discrete number of fins.”